#### High Level Modeling and Component Compositions

**Understanding and Appreciating Structure** 

Rajesh Gupta University of California, San Diego.

Intel DTTC, August 15, 2006

#### **MESL.UCSD.EDU**

## The BALBOA Project Team

- UC San Diego
  - Rajesh Gupta, Frederic Doucet, Sudipta Kundu, Jeff Namkung, Nick Savoiu (UCI)
- Virginia Tech
  - Sandeep Shukla, Hiren Patel, Gaurav Singh, Said Suhaib
- INRIA/IRISA, France
  - Jean-Pierre Talpin, David Berner
- TIFR, Mumbai, India
  - R. K. Shyamsundar
- Intel, Conexant/Mindspeed, Qualcomm, ST Micro
  - Eric Debes, Mojy Chian, Suhas Pai, Ramesh Chandra

#### **HLM: A personal journey**

#### It all started as a circuit designer in SC4 c. 1986

- Life was "Simple"
  - Simulation tool reproduced hardware behavior faithfully
  - Circuits hooked together: modularity and abstraction
  - Designer design automation focused on methodological innovations (split runs, timing calculators, sanity checks)
  - Real simple handoff (of printed C-size sheets)
  - Local verifiability and updates through back annotations
- Then things changed
  - Design became data, and data exploded
  - Programming paradigm percolated down to RTL
  - Designers opened up to letting go of the clock boundary

HDL = HLL + Concurrency+Timing+Reactivity+Structure

HardwareC, Radha-Ratan, Scenic, BALBOA

## **Chip Modeling & Building**

 Methodological issues are increasingly at the junction of chip and embedded system design

#### Build components

- model, synthesize, verify
  - Specification-based designs
- (Automated) synthesis strategies to handle complexity
- 2 Build systems from components
  - architect, compose, validate
    - Platform-based designs
  - Design reuse, composition, co-simulation strategies
- Momentum in applying HLL to HLM

## **HLM Semantic Necessities**

#### Structural Abstraction

- provide a mechanism for building larger systems by composing smaller ones
- Reactive programming
  - provide mechanism to model non-terminating interaction with other components
    - e.g., watching (signal) and waiting (condition)
  - exception handling
- Oeterminism
  - provide a "predictable" simulation behavior
- **4** Simultaneity
  - model hardware parallelism, multiple clocks









#### **HLM Enablers**

- "Virtualization" of IP blocks through smarts in object oriented (and library based) modeling of system components
  - IP blocks as part of language level libraries
- Virtual system architectures as abstractions of platforms
- Advances in verification techniques
  - HW verifications smarts beginning to drive PL design
- SystemC treading down the path synchronous languages have been before
  - and facing the same problems (solutions)
  - we will discuss one of these problems: causality loops

# Compositionality can be achieved

- Component 'wrappers'
  - Automatic and manual
  - Scripting languages and their integration to modeling languages: SWIG, SysPy (SystemC+Python)
- While integration for simulation is doable
  - Problem becomes immense if model substitutability is concerned
  - Ensuring correctness is not trivial
- Compositional frameworks that rely on models, specifications
  - Heterogeneous MOCs, meta-models

# Structure is fundamental to chip design

- Module as a top-level class
- Member functions:
  - model blocks
  - create compound blocks
  - connect component objects
  - set parameters
- A glorified schematic entry
  - > set design [new Module]
  - > set C0 [\$design Component]
  - > \$design connect C0 C1
  - > \$design attach\_list
  - > \$design copy\_interface
  - > \$design attach\_behavior

> ...

#### **BALBOA Project**

#### Vision: Focus on Compositionality

- Composability can be achieved through polymorphic interfaces and mixed compiled and interpreted programming components.
- Ensure correctness of the compositional process through static and dynamic validation methods
- Drive compositionality through advances in interface refinement and substitution
- Project Goals: Algorithms and techniques for
  - Composition of IP components for system-level designs
    - Addresses compositional guidance provided by virtual system architectures
  - Automated selection of correct IP components and interfaces
    - Addresses port polymorphism and interface adaptor synthesis
  - Formal compatibility checks and creation of simulation models
    - Type abstractions, model checking and automated creation of correct interfaces and simulation models.

## **BALBOA CCF**

#### A composition environment

- Built upon existing class libraries, to add a software layer for manipulation and configuration of C++ IP models
- Ease software module connectivity
- Run-time environment structure
- A SW architecture that enables
  - composition of structural and functional information
- Current state
  - SystemC + NS2 + ISS + OS services



## **Key Technical Decisions**

- A layered development and runtime environment
  - Functionality: describe & synthesize
  - Structure: capture & simulate
- Use an interpreted language for
  - Architecture description
  - Component integration
- Use compiled models for
  - behavioral description, simulation
- Automatically link the two domains
  - through a "split-level" interface
- Automatic code "wrapper" generation
  - for component reuse.

# Language Layer: Compiled

Component Implementation in C++

- To execute the modeled behavior
- Can use object structure to replicate modeled structures
- Use modeling class library (in SystemC, C++) for
  - Concurrency
  - Bit-level data types
  - Model of time (variants, BFM, ISS etc.)
  - Model of structure
  - OS, Middleware services, abstractions
- Components are implemented by a component library designer, modeling plus C++ programming





## Language Layers: CIL

- Script-like language based on Object Tcl
- Compose an architecture
  - Instantiate components
  - Connect components
  - Compose objects
  - Build test benches
- Introspection
  - Query its own structure
- Loose typing
  - Strings and numbers

- Producer P Consumer C Queue Q
- P query attributes ⇒queue\_out C query attributes ⇒queue\_in

P.queue\_out query methods ⇒bind\_to read

nterpre

Compilec

System designe Component

Integration, CII

Split-Level

Interface/BIDL

C++, SystemC

P.queue\_out bind\_to Q

. . .

# Language Layers: BIDL

- Describe the component for usage with the CIL
- Exports the interface and internals details:
  - Attributes, Methods
  - Relationships, Non-functional properties
- Configure a Split-Level Interface (SLI)
  - A custom wrapper for manipulation of the C++ compiled object by the CIL
- Generate the Type System Extensions
  - For the CIL introspection and type inference
- (Defines the "meta-level" for reflection)

template<class T> class Producer { kind BEHAVIORAL; public:

Queue<T>\* queue\_out; unsigned int packet\_count; void packet\_generator process(); };

Interpretec

System designer

Integration, CIL

Split-Level

Interface/BIDL

C++, SystemC

INSTANCE (int) OF\_CLASS (Producer) INSTANCE (BigPacket) OF\_CLASS (Producer) INSTANCE (SmallPacket) OF\_CLASS (Producer)

#### **Internal Component Architecture**



## Internal Component Architecture

#### Split-level interface

- Link between interpreted and compiled domain
- Abstracts and manage the underlying C++ object
- Implements heuristic for type inference
- Maintains type checking for correct by construction validation
- Implement the composition model, introspection and reflection
- Type adapter bridge
  - Provides a proxy to the internal C++ object
  - Specific for each C++ type
  - Generated by the BIDL
- Type system information
  - Specific to the C++ class, generated by the BIDL
- Interpreted variables and methods
  - The system architect can add interpreted parts to the component



#### **Example**

- # Instantiate components
  Adder a
  Register r
  connect a.z to r.in
- # type introspection
  a query type
  ⇒Adder
- a query type parameters ⇒DATATYPE (bv10)
- a query implementation ⇒add\_fast<br/>bv10>

CIL

- a query ports
- a b cin z cout

a.cin query type bv<10>

```
# Declare interface
Component Adder/interface {
  Inport a
  Inport b
  Inport cin
  ...
  Type parameter (DATATYPE)
# Declare implementation
Component Adder/Implementation {
 DATATYPE (bv10): add fast<bv10>
                            BIDL
```

```
template<class T>
class add_fast: public sc_module {
   sc_in<bv10> a;
   ...
};
```

# **Type System**

- Compiled types are "weakened" in the CIL
  - Data types are abstracted from signal and ports
- Algorithm for data type inference
  - If a component is not typed in the CIL
    - The SLI delays the instantiation of the compiled internal object
    - Interpreted parts of the component are accessible
  - Verify if types are compatible when a relationship is set
    - If a compatible type is found, the SLI allocates the internal object and sets the relationship
    - If not, the link command is delayed until the types are solved







is polymorphic because its ports can have many type mappings:

ports(c1) : int	X int	X bool	X int	X bool
ports(c <sub>2</sub> ) : bv8	X bv8	X bool	X bv8	X bool
ports(c <sub>3</sub> ) : bv16	X bv16	X bool	X bv16	X bool

The  $dt_p$  mapping function has 3 choice in assigning the ports to compiled types!

Mapping can be viewed as an IP selection





#### **Subtyping & Software Components**

Substitutability (polymorphism):

If we replace A by B in the system, will correctness be maintained? (may be a different abstraction, language, required environment)



Problem gets complex as the notion of substitutability is enhanced
 Use behavioral types as containers of sequential behavior at the interfaces

#### Ensuring Compositional Correctness

- Syntactical correctness does not guarantee correct behavior, let alone desired behavior
- How can we compose IP blocks in SystemC so that the system can be further composed
  - (associativity if preserved permits further compositions incrementally)
- Simulation correctness does not imply logical correctness due to
  - Non-coverage (or defining) the complete input environment (input nondeterminism)
  - Behavioral nondeterminism
  - Compositional anomalies: cycles, scheduling order dependencies, 2level (delta) timing models
  - Problem with delta timing : infinite actions in a finite time (Zeno's Paradox, Thompson's lamp)
- How can we carry further with verification methods?

## **Two-level Timing Models**

- Use of delta cycles (like in most HDLs) helps order events that happen within a given scheduling step to preserve deterministic behavior
- Event notification can be immediate, timed or at delta cycles
- Delta cycles, even with limited testing for absence of a signal could lead causal cycles.

#### **Example: Checking for event absence forms a cycle**

```
SC MODULE(M1) {
  sc in<bool> e1;
  sc in<bool> e3x;
  sc out<bool> e3;
  sc out<bool> e1x;
  SC CTOR(M1) {
    SC METHOD(p1);
    sensitive << e1 << e3x;</pre>
  }
  void p1() {
    if (!e3x.event())
      e3.write(!e3.read());
    elx.write(!elx.read());
};
```





Cyclic loop: three processes themselves

### **Nondeterministic Behavior**

- non-determinism:
  - for an input trace, it can be possible to observe different output traces
- consequence:
  - can cause synchronization problems
  - missed events, different values, etc
- where does it come from: four possible sources
  - mix of concurrency with shared variables
  - mix of concurrency with immediate event notification
  - non-deterministic software models with immediate event notifications
  - un-initialized signals/variables

### **Nondeterministic Behavior**

event notification can be missed depending of which process gets scheduled first

```
SC_MODULE(M1) {
   sc_event e;
   int data;
```

```
SC CTOR(M) {
    SC THREAD(a);
    SC THREAD(b);
  void a() {
    data=1;
    e.notify()
  void b() {
     wait(e)
};
       at the initial step
```

```
SC MODULE(M2) {
  sc event e;
  SC CTOR(M) {
    SC THREAD(a);
    SC THREAD(b);
  void a() {
    wait(10,SC NS)
    e.notify();
  void b() {
    wait(10, SC NS);
    wait(e);
};
         at some arbitrary step
```

#### **Scheduler Dependency**

```
SC MODULE (M2) {
                                            int sc main() {
sc event e;
                                              M1 m1(`'m1'');
SC MODULE(M1) {
                        SC CTOR(M2) {
                                              M2 m2(`'m2'');
                          SC THREAD(b);
  SC CTOR(M1) {
                                              sc start(10);
                        void b() {
    SC THREAD(a);
                                              return 1;
                          wait(e);
  void a() {
                          sc stop();
    e.notify()
                      };
};
```

This runs to completion and execute the sc\_stop statement

#### **Scheduler Dependency**

```
SC MODULE (M2) {
                                             int sc main() {
sc event e;
                                               M1 m1(`'m1'');
SC MODULE(M1) {
                        SC CTOR(M2) {
                                               M2 m2(`'m2'');
                          SC THREAD(b);
                                               sc start(10);
  SC CTOR(M1) {
                                               return 1;
                        void b() {
    SC THREAD(a);
                          wait(e);
  void a() {
                          sc stop();
    e.notify()
                      };
};
                                              int sc main() {
                                               M2 m2(`'m2'');
                                               M1 m1(`'m1'');
inverting the instantiation order makes
                                                sc start(10);
M2 miss e and block forever
                                                return 1;
              Not really a structural specification!
                                                            28
```

#### Of course, we can turn ND to Deterministic SystemC programs

```
sc_event e; SC_MODULE(M2) {
SC_MODULE(M1) {
    SC_CTOR(M2) {
        SC_THREAD(b);
    SC_CTOR(M1) {
        SC_THREAD(a);
        void b() {
            void b() {
                wait(e);
                void a() {
                sc_stop();
                e.notify_delayed()
                };
        };
    };
```

<sup>}</sup> Delayed notification (delta events) can be used to make non-deterministic behavior deterministic

The delivery of event is delayed until next cycle, introducing a partial order between concurrent events

However, are these logically correct?

## **BALBOA Approach**

- A firm semantics (SOS style)
  - Clear unambiguous understanding of IP block behaviors
- Static Analysis of SystemC
  - Check for logical correctness
- Compositional (modular) Verification Abstractions
  - Reduces complexity, but requires strong formal foundation
- Tools for analysis and synthesis
  - Heterogeneous models, multiple clocks etc

#### **SOS for SystemC**



#### **Status and plans**

- We have SOS and a behavioral type system in place to enable capture of SystemC programs for compositional verification
- Currently working on software architecture to allow
  - Capture and automatic translation of SystemC code
  - Generation of proof obligations (have hand examples working)
- Working on algorithm for refinement checking for simulation efficiency
  - Using model checking to prove flow invariance

## Summary

- The current movement towards HLM through programming advances holds the promise of modeling and methodology convergence from chip design to embedded systems (software) design
  - Language-level modeling advances now touching new compositional abilities through innovations in design patterns and infrastructure capabilities
- However, such advances go hand-in-hand with advances in verification and synthesis tools
  - Yet, good IP-model composability still very much out of reach
- BALBOA CCF is a prototype for dynamic composition of IP blocks and their validation through static and dynamic verification.

### **Related Work**

#### Software architecture

- Architecture description languages: Wright, EXPRESSION, xADL
  - Component-configuration-connection model

#### Component frameworks

- Ptolemy
  - Type system in full lattice structure, solving in linear time
  - Interoperation semantics, top down design, Balboa= bottom-up
- TIMA's Colif, IBM Coral, JavaCAD
  - Architectural inference, and component selection according to constraints
- Platform-based design
  - Architectural modeling
- IP Chinook:
  - compositional specification with modal processes
  - weave in new features in the system
  - problem: no verification
- Metropolis
  - formal foundation to system design
  - not compositional
  - basic equivalence verification only
- Split-level programming
  - Network Simulator (NS)
    - Separate composition concerns from programming
  - Wrapper generation
    - SWIG, CDL (component description languages)



## **Dynamic Type and Static Type**

- Dynamic type
  - it defines the transition system of the interface
- Static type
  - A static interface of the same code is an abstraction of the dynamic interface, by
    - abstracting the transitions into clock relations,
    - taking closure of the clock relations, and
    - taking transitive closure of the scheduling relations.
- Verification is through subtype checking (inferred against specified)
  - Subtype checking in dynamic interface types can be checked by simulation relations
  - Subtype checking for static interfaces can be done using checking trace inclusion

## **Notationally a minimalistic STS**

#### A multi-clock based type system

(value)	v ::= 1   0	(clock)	$e ::= 0  \hat{x}  x = v   e \wedge e   e \vee e   e \setminus e$
(location)	$l ::= x^0  x  x'$	(types)	$P ::= (l = v)  \hat{x}  x \rightarrow y   e \Rightarrow P   (P   P)   \exists x.P$

- Type = set of traces on its signals that satisfy all clock equations in its description.
- Two modules are composable if inference can produce a type for the composition.

#### Example

```
L1:wait (epc.lock);
void epc::ones () { sc_int < 16 > idata = 0, ocount = 0;
                                                                              idata = epc.data;
  while true { wait (epc.lock);
                                                                              ocount = 0:
              idata = epc.data;
                                                                              goto L2;
              ocount = 0:
                                                                          L2:T1 = idata;
              while (idata != 0) { ocount = ocount + (idata & 1);
                                                                              T0 = T1 == 0:
                                  idata = idata >> 1; \}
              epc.count = ocount;
              notify (epc.lock); }}
                                      T2 = ocount:
                                      T3 = T1 \& 1;
                                      ocount = T2 + T3:
                                      idata = T1 >> 1:
                                      goto L2;
                                   L3:epc.count = ocount;
                                       notify (epc.lock);
                                       goto L1;
```

```
if T0 then L3;
```

### **Behavioral type assignment**

Simple SSA block	lts invariants
L2:T1 = idata; T2 = T1 == 0; if T2 goto L3; T3 = icount; T4 = T1 & 1; icount = T3 + T4;	$\begin{array}{llllllllllllllllllllllllllllllllllll$
idata = T1 $\gg$ 1; goto L2;	Idata' := 11>>1 L2'

State-full behavioral types	State-less abstraction	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{llllllllllllllllllllllllllllllllllll$	ocks

#### **Example: Type annotation**

Type *P* of a block consists of synchronous composition of the type associated with every instruction in that block.

scheduling clocks code  $x_{L2} \wedge idata \Rightarrow T1$ L2:T1 = idata;  $x_{L2} \Rightarrow idata \rightarrow T1$  $x_{L2} \wedge \hat{T1} \Rightarrow \hat{T0}$ T0 = T1 == 0;  $x_{L2} \Rightarrow T1 \rightarrow T0$  $x_{L2} \Rightarrow T0 \rightarrow x_{L3}$  (c)  $x_{L2} \wedge T0 \Rightarrow x_{L3}$  (b) if T0 then L3; **Clocks:**  $x_{L2} \setminus x_{L3} \Rightarrow x'_{L2} \overset{(a)}{}$ goto L2; Branches:  $x_{L2}$ ,  $x_{L3}$ ,  $x_{L2 \setminus L3}$ Data: T1<sup>^</sup>, ...

#### Static interface abstracts delayed transitions by clock relations.



Type inference function defined by induction on the formal syntax of a Program. Associate a clock with each block to model activation, return.

# **Type Inference**

code	type	code	type
L1:wait (epc.lock);	$x_{L1} \wedge (lock \neq lock') \Rightarrow \hat{y}_1$	L3:epc.count = ocount;	$\hat{\operatorname{ocount}} \wedge x_{L3} \Rightarrow \hat{\operatorname{count}}$
	$x_{L1} \setminus \hat{y}_1 \Rightarrow x'_{L1} \dots$	notify (epc.lock);	$x_{L3} \Rightarrow lock' = \neglock$
goto L2;	$\hat{y}_1 \Rightarrow x'_{L2}$	goto L1;	$x_{L3} \Rightarrow x'_{L1}$

Table 3: Type inference

(1)	$I[[Lblk;pgm]] = I[[blk]]_L^{x_L}   I[[pgm]]$	(2) $I[[stm; blk]]_L^e = \operatorname{let} \langle P \rangle^{e_1} = I[[stm]]_L^e \operatorname{in} P   I[[blk]]_L^{e_1}$
(3)	$I[[ifxthen L_1]]_L^e = \langle G_L(L_1, e \wedge x) \rangle^{e \wedge \neg x}$	$G_L(L_1, e) = \text{if } S_L(L_1) \text{ then } e \Rightarrow x_{L_1} \text{ else } \langle e \Rightarrow x'_{L_1} \rangle$
(4)	$I[\![x = f(y^*)]\!]_L^e = \langle E(f)(xy^*e) \rangle^e$	$\forall fxyze, \ E(f)(xyze) = e \Rightarrow (\hat{y} \land \hat{z} \Rightarrow (\hat{x} \mid y \to x \mid z \to x))$
(5)	$I[[notifyx]]_L^e = \langle e \Rightarrow (x' = \neg x) \rangle^e$	(6) $I[[waitx]]_L^e = \langle e \land (x \neq x') \Rightarrow \hat{y}   e \backslash \hat{y} \Rightarrow x'_L \rangle^{\hat{y}}$
(7)	$I[[\operatorname{goto} L_1]]_L^e = (e \Rightarrow x_L^{exit} \mid G_L(L_1, e))$	(8) $I[[\operatorname{return}]]_L^e = (e \Rightarrow x_L^{exit}   e \Rightarrow \neg x_L')$
(9)	$I[[throwx]]_L^e = (e \Rightarrow x_L^{exit}   e \Rightarrow \hat{x})$	$I[[catch x from L to L_1 using L_2]]_L^e = G_L(L_2, \hat{x} \wedge x_L^{exit})   G_{L_2}(L_1, x_{L_2}^{exit})$