The Roles of FPGA’s in Reprogrammable Systems

SCOTT HAUCK, MEMBER, IEEE

Reprogrammable systems based on field programmable gate arrays are revolutionizing some forms of computation and digital logic. As a logic emulation system, they provide orders of magnitude faster computation than software simulation. As a custom-computing machine, they achieve the highest performance implementation for many types of applications. As a multimode system, they yield significant hardware savings and provide truly generic hardware.

In this paper, we discuss the promise and problems of reprogrammable systems. This includes an overview of the chip and system architectures of reprogrammable systems as well as the applications of these systems. We also discuss the challenges and opportunities of future reprogrammable systems.

Keywords— Adaptive computing, custom computing, FPGA, logic emulation, multi-FPGA systems, reconfigurable computing.

I. INTRODUCTION

In the mid-1980’s, a new technology for implementing digital logic was introduced: the field programmable gate array (FPGA). These devices could be viewed as either small, slow gate arrays (MPGA’s) or large, expensive programmable logic devices (PLD’s). FPGA’s were capable of implementing significantly more logic than PLD’s, especially because they could implement multilevel logic, while most PLD’s were optimized for two-level logic. Although they did not have the capacity of MPGA’s, they also did not have to be custom fabricated, greatly lowering the costs for low-volume parts and avoiding long fabrication delays. While many of the FPGA’s were configured by static random access memory (SRAM) cells in the array, this was generally viewed as a liability by potential customers who worried over the chip’s volatility. Antifuse-based FPGA’s also were developed and for many applications were much more attractive, both because they tended to be smaller and faster due to less programming overhead and because there was no volatility to the configuration.

In the late 1980’s and early 1990’s, there was a growing realization that the volatility of SRAM-based FPGA’s was not a liability but was in fact the key to many new types of applications. Since the programming of such an FPGA could be changed by a completely electrical process, much as a standard processor can be configured to run many programs, SRAM-based FPGA’s have become the workhorse of many new reprogrammable applications. Some uses of reprogrammability are simple extensions of the standard logic implementation tasks for which the FPGA’s were originally designed. An FPGA plus several different configurations stored in read-only memory (ROM) could be used for multimode hardware, with the functions on the chip changed in reaction to the current demands. Also, boards constructed purely from FPGA’s, microcontrollers, and other reprogrammable parts could be truly generic hardware, allowing a single board to be reprogrammed to serve many different applications.

Some of the most exciting new uses of FPGA’s move beyond the implementation of digital logic and instead harness large numbers of FPGA’s as a general-purpose computation medium. The circuit mapped onto the FPGA’s need not be standard hardware equations but can even be operations from algorithms and general computations. While these FPGA-based custom-computing machines may not challenge the performance of microprocessors for all applications, for computations of the right form, an FPGA-based machine can offer extremely high performance, surpassing any other programmable solution. Although a custom hardware implementation will be able to beat the power of any generic programmable system, and thus there must always be a faster solution than a multi-FPGA system, the fact is that few applications will ever merit the expense of creating application-specific solutions. An FPGA-based computing machine, which can be reprogrammed like a standard workstation, offers the highest realizable performance for many different applications. In a sense, it is a hardware supercomputer, surpassing traditional machine architectures for certain applications. This potential has been realized by many different research machines. The Splash system [50] has provided performance on genetic string matching that is almost 200 times greater than all
other supercomputer implementations. The DCEPRLe-1 System [133] has demonstrated world-record performance for many other applications, including RSA cryptography.

One of the applications of multi-FPGA systems with the greatest potential is logic emulation. The designers of a custom chip need to verify that the circuit they have designed actually behaves as desired. Software simulation and prototyping have been the traditional solution to this problem. As chip designs become more complex, however, software simulation is only able to test an ever decreasing portion of the chips’ computations, and it is quite expensive in time and money to debug by repeated prototype fabrications. The solution is logic emulation, the mapping of the circuit under test onto a multi-FPGA system. Since the logic is implemented in the FPGA’s in the system, the emulation can run at near real time, yielding test cycles several orders of magnitude faster than software simulation, yet with none of the time delays and inflexibility of prototype fabrications. These benefits have led many of the advanced microprocessor manufacturers to include logic emulation in their validation process.

In this paper, we discuss the different applications and types of reprogrammable systems. In Section II, we present an overview of FPGA architectures as well as field programmable interconnect components (FPIC’s). Then, Section III details what kinds of opportunities these devices provide for new types of systems. We then categorize the types of reprogrammable systems in Section IV, including coprocessors and multi-FPGA systems. Section V describes in depth the different multi-FPGA systems, highlighting their important features. Last, Sections VI and VII conclude with an overview of the status of reprogrammable systems and how they are likely to evolve. Note that this paper is not meant to be a catalog of every existing reprogrammable architecture and application. We instead focus on some of the more important aspects of these systems in order to give an overview of the field.

II. FPGA TECHNOLOGY

One of the most common field programmable elements is PLD’s. PLD’s concentrate primarily on two-level, sum-of-products implementations of logic functions. They have simple routing structures with predictable delays. Since they are completely prefabricated, they are ready to use in seconds, avoiding long delays for chip fabrication. FPGA’s are also completely prefabricated, but instead of two-level logic, they are optimized for multilevel circuits. This allows them to handle much more complex circuits on a single chip, but it often sacrifices the predictable delays of PLD’s. Note that FPGA’s are sometimes considered another form of PLD, often under the heading of complex PLD.

Just as in PLD’s, FPGA’s are completely prefabricated and contain special features for customization. These configuration points are normally SRAM cells, EPROM, EEPROM, or antifuses. Antifuses are one-time programmable devices (Fig. 1), which when “blown” create a connection. When they are “unblown,” no current can flow between their terminals (thus, it is an “anti” fuse, since its behavior is opposite to a standard fuse). Because the configuration of an antifuse is permanent, antifuse-based FPGA’s are one-time programmable, while SRAM-based FPGA’s are reprogrammable, even in the target system. Since SRAM’s are volatile, an SRAM-based FPGA must be reprogrammed every time the system is powered up, usually from a ROM included in the circuit to hold configuration files. Note that FPGA’s often have on-chip control circuitry to load this configuration data automatically. EEPROM/EPROM (Fig. 2) are devices somewhere between SRAM and antifuse in their features. The programming of an EEPROM/EPROM is retained even when the power is turned off, avoiding the need to reprogram the chip at power-
However, the high voltages required to program the device often mean that they are not reprogrammed in the target system.

SRAM cells are larger than antifuses and EEPROM/EPROM, meaning that SRAM-based FPGA’s will have fewer configuration points than FPGA’s using other programming technologies. However, SRAM-based FPGA’s have numerous advantages. Since they are easily reprogrammable, their configurations can be changed for bug fixes or upgrades. Thus, they provide an ideal prototyping medium. Also, these devices can be used in situations where they can expect to have numerous different configurations, such as multimode systems and reconfigurable computing machines. More details on such applications are included later in this paper. Because antifuse-based FPGA’s are only one-time programmable, they are generally not used in reprogrammable systems. EEPROM/EPROM devices could potentially be reprogrammed in-system, although in general this feature is not widely used. Thus, this paper will concentrate solely on SRAM-based FPGA’s.

There are many different types of FPGA’s, with many different structures. Instead of discussing all of them here, which would be quite involved, this section will present two representative FPGA’s. Details on many others can be found elsewhere [21], [26], [75], [103], [112], [127]. Note that reconfigurable systems can often employ non-FPGA reconfigurable elements; these will be described in Section V.

In SRAM-based FPGA’s, memory cells are scattered throughout the FPGA. As shown in Fig. 3(a), a pair of cross-coupled inverters will sustain whatever value is programmed onto them. A single $\eta$-transistor gate is provided for either writing a value or reading a value back out. The ratio of sizes between the transistor and the upper inverter is set to allow values sent through the $\eta$-transistor to overpower the inverter. The read-back feature is used during debugging to determine the current state of the system. The actual control of the FPGA is handled by the $Q$ and $\bar{Q}$ outputs. One simple application of an SRAM bit is to have the $Q$ terminal connected to the gate of an $\eta$-transistor. If a “1” is assigned to the programming bit, the transistor is closed, and values can pass between the source and drain. If a “0” is assigned, the transistor is opened, and values cannot pass. Thus, this construct operates similarly to an antifuse, though it requires much more area. One of the most useful SRAM-based structures is the lookup table (LUT). By connecting $2^N$ programming bits to a multiplexer [Fig. 3(b)], any $N$-input combinational Boolean function can be implemented. Although it can require a large number of programming bits for large $N$, LUT’s of up to five inputs can provide a flexible, powerful function implementation medium.

One of the best known FPGA’s is the Xilinx logic cell array [126], [145]. In this section, we will describe their third-generation FPGA, the Xilinx 4000 series. The Xilinx array is an “Island-style” FPGA [127] with logic cells embedded in a general routing structure that permits arbitrary point-to-point communication (Fig. 4). The only requirement for good routing in this structure is that the source and destinations be relatively close together. Details of the routing structure are shown in Fig. 5. Each of the inputs of the cell (F1-F4, G1-G4, C1-C4, K) comes from one of a set of tracks adjacent to that cell. The outputs are similar (X, XQ, Y, YQ), except that they have the choice of both horizontal and vertical tracks. The routing structure is made up of three lengths of lines. Single-length lines travel the height of a single cell, where they then enter a switch matrix [Fig. 6(b)]. The switch matrix allows this signal to travel out vertically and/or horizontally from the switch matrix. Thus, multiple single-length lines can be cascaded together to travel longer distances. Double-length
Fig. 5. Details of the Xilinx 4000 series routing structure [145]. The configurable logic blocks (CLB’s) are surrounded by vertical and horizontal routing channels containing single-length lines, double-length lines, and long lines. Empty diamonds represent programmable connections between perpendicular signal lines (signal lines on opposite sides of the diamonds are always connected).

lines are similar, except that they travel the height of two cells before entering a switch matrix (notice that only half the double-length lines enter a switch matrix, and there is a twist in the middle of the line). Thus, double-length lines are useful for longer distance routing, traversing two cell heights without the extra delay and the wasted configuration sites of an intermediate switch matrix. Last, long lines are lines that go half the chip height and do not enter the switch matrix. In this way, routes of very long distance can be accommodated efficiently. With this rich sea of routing resources, the Xilinx 4000 series is able to handle fairly arbitrary routing demands, though mappings emphasizing local communication will still be handled more efficiently.

As shown in Fig. 6(a), the Xilinx 4000 series logic cell is made up of three LUT’s, two programmable flip-flops, and multiple programmable multiplexers. The LUT’s allow arbitrary combinational functions of its inputs to be created. Thus, the structure shown can perform any function of five inputs (using all three LUT’s, with the F and G inputs identical), any two functions of four inputs (the two four-input LUT’s used independently), or some functions of up to nine inputs (using all three LUT’s, with the F and G inputs different). SRAM-controlled multiplexers then can route these signals out the X and Y outputs, as well as to the two flip-flops. The inputs at the top (C1-C4) provide enable and set or reset signals to the flip-flops, a direct connection to the flip-flop inputs, and the third input to the three-input LUT. This structure yields a very powerful method of implementing arbitrary, complex digital logic.

Note that there are several additional features of the Xilinx FPGA not shown in these figures, including support for embedded memories and carry chains.

While many SRAM-based FPGA’s are designed like the Xilinx architecture, with a routing structure optimized for arbitrary, long-distance communications, several other FPGA’s concentrate instead on local communication. The “cellular”-style FPGA’s [127] feature fast, local communication resources at the expense of more global, long-distance signals. As shown in Fig. 7, the CLI FPGA [75] has an array of cells, with a limited number of routing resources running horizontally and vertically between the cells. There is one local communication bus on each side of the cell. It runs the height of eight cells, at which point it enters a repeater. Express buses are similar to local buses, except that there are no connections between the express buses and the cells. The repeaters allow access to the express buses. These repeaters can be programmed to connect together any of the two local buses and two express buses connected to it. Thus, limited global communication can be accomplished on the local and express buses, with the local buses allowing shorter distance communications and connections to the cells while express buses allow longer distance connections between local buses.

While the local and global buses allow some of the flexibility of the Xilinx FPGA’s arbitrary routing structure, there are significantly fewer buses in the CLI FPGA than are present in the Xilinx FPGA. The CLI FPGA instead features a large number of local communication resources.
As shown in Fig. 8, each cell receives two signals from each of its four neighbors. It then sends the same two outputs (A and B) to all of its neighbors. That is, the cell one to the north will send signals AN and BN, and the cell one to the south will send AS and BS, while both will receive the same signals A and B. The input signals become the inputs to the logic cell (Fig. 9).

Instead of Xilinx’s LUT’s, which require many programming bits per cell, the CLi logic block is much simpler. It has multiplexers controlled by SRAM bits, which select one each of the A and B outputs of the neighboring cells. These are then fed into AND and XOR gates within the cell, as well as into a flip-flop. Although the possible functions are complex, notice that there is a path leading to the B output that produces the NAND of the selected A and B inputs, sending it out the B output. This path is enabled by setting the two 2:1 multiplexers to their constant input and setting B’s output multiplexer to the third input from the top. Thus, the cell is functionally complete. Also, with the XOR path leading to output A, the cell can efficiently implement a half-adder. The cell can perform a pure routing function by connecting one of the A inputs to the A output and one of the B inputs to the B output, or vice-versa. This routing function is created by setting the two 2:1 multiplexers to their constant inputs and setting A’s and B’s output multiplexer to either of their top two inputs. There are also provisions for bringing in or sending out a signal on one or more of the neighboring local buses (NS1, NS2, EW1, EW2). Note that since there is only a single wire connecting the bus terminals, there can only be a single signal sent to or received from the local buses. If more than one of the buses is connected to the cell, they will be coupled together. Thus, the cell can take a signal running horizontally on an EW local bus and send it vertically on an NS local bus without using up the cell’s logic unit. By bringing a signal in from the local buses, however, the cell can implement two three-input functions.

The major differences between the Island-style architecture of the Xilinx 4000 series and the cellular style of the CLi FPGA is in their routing structure and cell granularity. The Xilinx 4000 series is optimized for complex, irregular random logic. It features a powerful routing structure optimized for arbitrary global routing and large logic cells capable of providing arbitrary four- and five-input functions. This provides a very flexible architecture, though one that requires many programming bits per cell (and thus cells that take up a large portion of the chip area). In contrast, the CLi architecture is optimized for highly local, pipelined circuits such as systolic arrays and bit-serial arithmetic. Thus, it emphasizes local communication at the expense of global routing and has simple cells. Because of the very simple logic cells, there will be many more CLi cells on a chip than will be found in the Xilinx FPGA, yielding a greater logic capacity for those circuits that match the FPGA’s structure. Because of the restricted routing, the CLi FPGA is much harder to map to automatically than the Xilinx 4000 series, though the simplicity of the CLi architecture makes it easier for a human designer to hand-map to the CLi’s structure. Thus, in general, cellular architectures tend to appeal to designers with appropriate circuit structures who are willing to spend the effort to hand-map their circuits to the FPGA, while the Xilinx 4000 series is more appropriate for handling random-logic tasks and automatically mapped circuits.

Compared with technologies such as full-custom standard cells and MPGA’s, FPGA’s will in general be slower and
Fig. 7. The CLi6000 routing architecture [75]. One 8×8 tile, plus a few surrounding rows and columns, is shown. The full array has many of these tiles abutted horizontally and vertically.

less dense due to the configuration points, which take up significant chip area, and add extra capacitance and resistance (and thus delay) to the signal lines. Thus, the programming bits add an unavoidable overhead to the circuit, which can be reduced by limiting the configurability of the FPGA but never totally eliminated. Also, since the metal layers in an FPGA are prefabricated, while the other technologies custom fabricate the metal layers for a given circuit, the FPGA will have less optimized routing. This again results in slower and larger circuits. Even given these downsides, FPGA’s have the advantage that they are completely prefabricated. This means that they are ready to use instantly, while mask programmed technologies can require weeks to be customized. Also, since there is no custom fabrication involved in an FPGA, the fabrication costs can be amortized over all the users of the architecture, removing the significant nonrecurring engineering costs of other technologies. However, per-chip costs will in general be higher, making the technology better suited for low-volume applications. Also, since SRAM-based FPGA’s are reprogrammable, they are ideal for prototyping, since the chips are reusable after bug fixes or upgrades, where mask programmed and antifuse versions would have to be discarded.

A technology similar to SRAM-based FPGA’s is FPIC’s [8] and field programmable interconnect devices (FPID’s) [72] (we will use FPIC from now on to refer to both FPIC’s and FPID’s). Like an SRAM-based FPGA, an FPIC is a completely prefabricated device with an SRAM-configured routing structure (Fig. 10). Unlike an FPGA, an FPIC has no logic capacity. Thus, the only use for an FPIC is as a device to interconnect its I/O pins arbitrarily. While this is not generally useful for production systems, since a fixed interconnection pattern can be achieved by the printed circuit board that holds a circuit, it can be quite useful in prototyping and reconfigurable computing (these applications are discussed later in this paper). In each of these cases, the connections between the chips in the system may need to be reprogrammable, or this connection pattern may change over time. In a reconfigurable computer, many different mappings will be loaded onto the system, and each of them may desire a different interconnection pattern. In prototyping, the connections between chips may need to be changed over time for bug fixes and logic upgrades. In either case, by routing all of the I/O pins of the logic-bearing chips to FPIC’s, the interconnection pattern can easily be changed over time. Thus, fixed routing patterns can be avoided, potentially increasing the performance and capacity of the prototyping or reconfigurable computing machine.

There is some question about the economic viability of FPIC’s. The problem is that they must provide some
Fig. 8. Details of the CLi routing architecture [75].

Fig. 9. The CLi logic cell [75].

advantage over an FPGA with the same I/O capacity, since in general an FPGA can perform the same role as the FPIC. One possibility is providing significantly more I/O pins in an FPIC than are available in an FPGA. This can be a major advantage, since it takes many smaller I/O chips to match the communication resources of a single high-I/O chip (i.e., a chip with \(N\) I/Os requires three chips with two-thirds the I/O’s to match the flexibility). Because the packaging technology necessary for such high I/O chips is somewhat exotic, however, high-I/O FPIC’s can be expensive. Another possibility is to provide higher performance or smaller chip size with the same I/O capacity. Since there is no logic on the chip, the space and capacitance due to the logic can be removed. Even with these possible advantages, however, FPIC’s face the significant disadvantage that they are restricted to a limited application domain. Specifically, while FPGA’s can be used for prototyping, reconfigurable computing, low-volume products, fast time-to-market systems, and multimode systems, FPIC’s are restricted to the interconnection portion of prototyping and reconfigurable computing solutions. Thus, FPIC’s may never become commodity parts, greatly increasing their unit cost.

III. REPROGRAMMABLE LOGIC APPLICATIONS

With the development of FPGA’s, there are now opportunities for implementing quite different systems than were possible with other technologies. In this section, we will discuss many of these new opportunities, especially those of multi-FPGA systems.

When FPGA’s were first introduced they were primarily considered to be just another form of gate array. While they had lower speed and capacity and a higher unit cost, they did not have the large startup costs and lead times necessary for MPGA’s. Thus, they could be used for implementing random logic and glue logic in low-volume systems with nonaggressive speed and capacity demands. If the capacity of a single FPGA was not enough to handle the desired computation, multiple FPGA’s could be included on the board, distributing the computation among these chips.

FPGA’s are more than just slow, small gate arrays. The critical feature of (SRAM-based) FPGA’s is their in-circuit reprogrammability. Since their programming can be changed quickly, without any rewiring or refabrication, they can be used in a much more flexible manner than standard gate arrays. One example of this is multimode hardware. For example, when designing a digital tape recorder with error-correcting codes, one way to implement such a system is to have separate code-generation and code-checking hardware built into the tape machine. There is no reason to have both of these functions available simultaneously, however, since when reading from the tape there is no need to generate new codes, and when writing to the tape the code-checking hardware will be idle.
Thus, we can have an FPGA in the system and have two
different configurations stored in ROM, one for reading and
one for writing. In this way, a single piece of hardware
handles multiple computations. There have been several
multiconfiguration systems built from FPGA’s, including
the just-mentioned tape machine, generic printer, and CCD
camera interfaces, pivoting monitors with landscape and
portrait configurations, and others [43], [96], [120], [144].

While the previous uses of FPGA’s still treat these chips
purely as methods for implementing digital logic, there are
other applications where this is not the case. A system
of FPGA’s can be seen as a computing substrate with
somewhat different properties than standard microprocessors. The reprogrammability of the FPGA’s allows one
to download algorithms onto the FPGA’s and to change
these algorithms just as general-purpose computers can
change programs. This computing substrate is different
from standard processors in that it provides a huge amount
of fine-grain parallelism, since there are many logic blocks
on the chips, and the instructions are quite simple, on
the order of a single five-bit-input, one-bit-output function.
Also, while the instruction stream of a microprocessor can
be arbitrarily complex, with the function computed by the
logic changing on a cycle-by-cycle basis, the program-
ming of an FPGA is in general held constant throughout
the execution of the mapping (exceptions to this include
techniques of run-time reconfigurability described below).
Thus, to achieve a variety of different functions in a
mapping, a microprocessor does this temporally, with dif-
ferent functions executed during different cycles, while an
FPGA-based computing machine achieves variety spatially,
having different logic elements compute different functions.
This means that microprocessors are superior for complex
control flow and irregular computations, while an FPGA-
based computing machine can be superior for data-parallel
applications, where a huge quantity of data must be acted on
in a very similar manner. Note that there is work being done
on trying to bridge this gap and develop FPGA-processor
hybrids that can achieve both spatial and limited temporal
function variation [18], [34], [35], [88], [95], [97].

There have been several computing applications where
a multi-FPGA system has delivered the highest perfor-
mane implementation. An early example is genetic string
matching on the Splash machine [50]. Here, a linear array
of Xilinx 3000 series FPGA’s was used to implement a
systolic algorithm to determine the edit distance between
two strings. The edit distance is the minimum number of insertions and deletions necessary to transform one string into another, so the strings “flea” and “fleet” would have an edit distance of three (delete “a” and insert “et” to go from “flea” to “ fleet”). As shown in [89], a dynamic-programming solution to this problem can be implemented in the Splash system as a linear systolic circuit, with the strings to be compared flowing in opposite directions through the linear array. Processing can occur throughout the linear array simultaneously, with only local communication necessary, producing a huge amount of fine-grain parallelism. This is exactly the type of computation that maps well onto a multi-FPGA system. The Splash implementation was able to offer an extremely high-performance solution for this application, achieving performance approximately 200 times faster than supercomputer implementations. There have been many other applications where a multi-FPGA system has offered the highest performance solution, including mathematics applications such as long multiplication [15], [133], modular multiplication [32], and RSA cryptography [133]; physics applications such as real-time pattern recognition in high-energy physics [67], Monte Carlo algorithms for statistical physics [30], [99], second-level triggers for particle colliders [98], and Heat and Laplace equation solvers [133]; general algorithms such as the Traveling Salesman Problem [52], Monte Carlo yield modeling [69], genetic optimization algorithms [53], [118], region detection and labeling [108], stereo matching for stereo vision [133], hidden Markov modeling for speech recognition [116], and genetic data base searches [66], [85], [89].

One of the most successful uses for FPGA-based computation is in application-specific integrated circuit (ASIC) logic emulation. The idea is that the designers of a custom ASIC need to make sure that the circuit they designed correctly implements the desired computation. Software simulation can perform these checks but does so quite slowly. In logic emulation, the circuit to be tested is instead mapped onto a multi-FPGA system, yielding a solution several orders of magnitude faster than software simulation.

Logic emulation shares many of the advantages (and disadvantages) of both prototyping and software simulation. Like a prototype, the circuit to be evaluated is implemented in hardware so that it can achieve high-performance test cycles. Like software simulation, however, the emulation can easily be observed and altered to help isolate bugs. Logic emulation takes a gate-level description of a logic circuit and maps it onto a multi-FPGA system. This multi-FPGA system is a prefabricated, reprogrammable compute engine that can be configured to implement the desired circuitry in a matter of seconds. However, to transform the circuit description into a mapping suitable for this multi-FPGA system can take many hours to complete. This mapping process is usually completely automated by the emulator’s system software. Once the circuit is mapped to the multi-FPGA system, the emulator provides a complete, functional implementation of the circuit that can evaluate millions of circuit cycles per second. This is orders of magnitude faster than even simulation accelerators, since

the multi-FPGA system can implement the complete circuit in parallel, while accelerators simply provide one or more sequential logic evaluation processors.

Emulators provide a middle ground between software simulation and prototyping. Compared to software simulation, an emulation executes much faster than a simulation. It can take a long time to map a circuit onto the emulator, however, and it is more difficult to observe and modify the behavior of the circuit. Thus, software simulation is a better choice for testing small subcircuits or small numbers of complete circuit cycles, where the software’s flexibility and ease of use outweighs the performance penalties. Compared to a prototype, an emulation is much easier and faster to create, and it has much greater observability, controllability, and modifiability than a prototype. However, the emulation cannot run at the same speed as the target system. Thus, the emulator is a much better choice for providing a huge number of test cycles than a prototype when one expects to find bugs in the system, but it is no replacement for final checkout of the system via a prototype. For circuits that will execute software programs, an emulator can be used to debug this software much earlier in the design process than a physical prototype. This is because an emulation can be created from a high-level specification of the circuit, while prototyping must wait until the complete circuit has been designed. Simulation in general cannot be used for software development, since it is much too slow to execute enough cycles of the software. Also, just like a prototype, an emulation can be given to the end user so that the circuit can be evaluated before the design is completed. In this way, the user can get a much better feeling for whether the design will fulfill the user’s needs, something that is difficult with just a written specification. The emulation can be inserted into the target environment (as long as some method for reducing the performance demands on the system can be provided [59], [60], [107]), and the system can be evaluated in a more realistic setting. This helps both to debug the circuit and to test the circuit interfaces and environment. For example, often a custom ASIC and the circuit board that will contain it will be developed simultaneously. An emulation of the ASIC can be inserted into this circuit-board prototype, testing both the ASIC functions and the board design.

One limitation of emulation is that it retains only the functional behavior of the circuit, which means that validation of the performance and timing features of a circuit cannot be performed on a logic emulator. Once a prototype is constructed, both logic emulation and software simulation are still valuable tools [48]. When an error is found in a physical prototype, it can be difficult to isolate the exact cause in the circuit. An emulator can be used to reproduce the failure, since it can execute nearly as many cycles as the prototype, and the emulator’s observability can be used to isolate the failure. Then, detailed testing can be performed by software simulation. Thus, logic emulation plays a complementary role to both software simulation and prototyping in logic validation.

An emerging application of FPGA-based computing is the training and execution of neural networks. A neural
network is a powerful computational model based on the structure of neurons in the brain. These systems have proven effective for tasks such as pattern recognition and classification. One important aspect of these nets is that each of the basic elements in the network must be configured for a given problem. This configuration (or “learning”) process revolves around exposing the network to situations where the correct answer is known and adjusting the network’s configuration so that it returns the correct answer. The execution of a neural network can be time consuming on a standard processor, especially for the repeated execution runs required during the training process. Thus, there is great interest in implementing neural networks in reprogrammable systems, both because of the speed benefits and because the reprogrammability of the FPGA’s can support the reconfiguration necessary to program a neural network.

Systems like the just-mentioned neural-network implementations, as well as multimode systems, take advantage of an FPGA’s reprogrammability by changing the chip’s programming over time, much as a standard processor context-switches to a new program. However, it is possible to make more aggressive use of this ability to develop new types of applications. The FPGA can be viewed as a demand-paged hardware resource, yielding “virtual hardware” similar to virtual memory in today’s computers. In such systems (usually grouped under the term dynamically reconfigurable or run-time reconfiguration), an application will require many different types of computations, and each of these computations has a separate mapping to the reprogrammable logic. For example, an image processing application for object thinning may require separate pre-filtering and thresholding steps before running the thinning operation, each of which could be implemented in a separate FPGA mapping [140]. Although these mappings could be spread across multiple FPGA’s, these steps must take place sequentially, and in a multi-FPGA system, only one mapping would be actively computing at a time. Run-time reconfiguration saves hardware by reusing the same resource. It also relaxes the upper limit on the number of configurations allowed, since in a multi-FPGA system, the number of FPGA’s available is usually fixed (either by the architecture or by the current hardware instantiation), while a run-time reconfigured system can have as many configurations as there is storage space to hold them. Because of these advantages, there has been a lot of work on run-time reconfigurable systems, applications, and support tools [35], [40], [46], [51], [56], [76], [80], [90], [91], [93], [111], [113], [117], [131], [141]. Note that this approach can be taken even further to local run-time reconfiguration [20], [29], [71], [92], [94], [122], [139], [140]. In a locally run-time reconfigurable system, different phases of an algorithm can have mappings to just a portion of the FPGA. Multiple configurations can be loaded into the system, with each configuration occupying different portions of the FPGA. In this way, the FPGA becomes a hardware cache, with the set of loaded mappings varying over time based on the requirements of the algorithm. When a configuration is needed that is currently not in the FPGA, it is loaded into the FPGA, replacing other mappings that are no longer required. In this way, multiple small mappings can coexist in the FPGA, potentially eliminating most of the time overhead of complete FPGA reprogramming for each small mapping.

Reprogrammable systems have a great deal of potential for providing higher performance solutions to many different applications. However, just as it is important to carefully select the type of application mapped to a multi-FPGA system, it is also crucial to carefully construct the reconfigurable system to support these applications. In Section IV, we discuss the types of reprogrammable systems.

IV. REPROGRAMMABLE SYSTEMS

There is a wide variety of different roles for reprogrammable logic, and these roles can require very different types of reprogrammable systems. Some are isolated, small-capacity systems used for the replacement of small digital logic systems. Others have hundreds or thousands of FPGA’s, with capacities into the millions of gates, which rival supercomputers for certain types of applications. One of the most common types of reprogrammable systems is a one-FPGA or two-FPGA system used for interfacing and other standard logic tasks. With the addition of memory resources and the appropriate interface circuitry, these systems provide a much greater flexibility than traditional implementations. These systems can be prefabricated and used for multiple applications, reducing both design time and inventory risk. When a new application must be developed, the designer need only specify the logic required to handle the new functions. This logic can then be automatically mapped to the FPGA’s, and the prefabricated system can be used immediately. This contrasts with traditional approaches, which have the extra time and complexity costs of custom board design and fabrication.

Reprogrammable systems need not be prefabricated. In fact, there is a great deal of interest in automatic creation of custom application-specific reprogrammable systems [27], [70], [82], [83], [143]. In such an approach, the logic is again specified by the designer, and automatic tools map this circuitry into FPGA logic. Instead of being constrained to a predefined topology, however, the mapping tools are instead allowed to develop a custom multichip solution. Because the chips are interconnected in response to the needs of a specific application, much more highly optimized solution can be developed. This can be a significant savings, since premade systems often present the designer or the mapping tools with a very constrained system, greatly complicating the mapping process. However, there are two downsides to this approach. First, if a reprogrammable system is custom designed in response to a specific application, then obviously this system cannot be premade. Thus, the user must wait for the new board to be fabricated. Also, there is little chance of reusing this system for other applications. This increases the hardware costs since
these expenses cannot be amortized over multiple designs. The second problem with this approach may be more significant: the final logic design may not be ready when the board layout must be finalized, meaning that much of the advantage of a custom-designed system is lost. In some cases, the need to get the system completed is significant enough that the board design cannot wait for the FPGA’s logic to be completely specified. In others, even though a mapping may have been generated for the FPGA’s before the board was designed, new functions or bug fixes may mandate revisions to the FPGA mappings. In either case, the final mapping to the FPGA’s must fit within the constraints of a fixed reprogrammable system and thus must deal with most of the issues and inefficiencies of premade systems without a premade system’s benefits of reduced time and expense.

Some of the most interesting uses for reprogrammable systems are where the system is viewed not as an isolated entity but instead as an extension of a computer system. Specifically, reprogrammable logic resources can be added to a standard workstation or personal computer, greatly increasing the processing power for some applications. By using the reprogrammable logic for tasks that work well on these devices, while leaving the rest of the computation on standard processors, the benefits of both models can be realized.

As shown in Fig. 11, there are several ways in which reprogrammable logic can be added to standard computer systems: as a functional unit, as a coprocessor, as attached processing units, or as stand-alone processing units (a somewhat similar classification can be found in [55]). The most common methods are attached processing units, which are reprogrammable systems on computer add-on cards, and stand-alone processing units, which are separate reprogrammable cabinets. In these models, a complex reprogrammable system is built out of multiple FPGA’s and perhaps memories and other devices. We will refer to these systems jointly as multi-FPGA systems. Because of their size, these multi-FPGA systems can accommodate huge logic or computation demands, allowing them to add significant capabilities to the system. However, because these systems are relatively distant from the computer’s CPU, and thus there is a large communication delay from the processor to the reprogrammable system, these systems must handle large chunks of the computation to be effective.

Specifically, even if a multi-FPGA system can perform the equivalent of 40 processor instructions in a single clock cycle, if it takes 100 cycles to get the data to and from the reprogrammable system, the performance advantages of the multi-FPGA system could be swallowed by the communication times. However, if the multi-FPGA system can execute even 40 cycles (of 40 instruction equivalents per cycle) before needing to communicate with the CPU, the system can achieve speedups over standard processor-only systems. Thus, successful multi-FPGA systems tend to take over large portions of the application’s computation, particularly those portions that have only limited communication with other parts of the algorithm. Examples of this include multicycle simulation of circuit designs, complete major inner loops of software algorithms, and others. Note that multi-FPGA systems can be viewed as hardware supercomputers, providing a centralized resource for high-performance computation, but only for those applications that fit their computation model. We will discuss multi-FPGA system hardware structures in depth later in this paper.

One way to overcome the communication bottleneck, and potentially achieve wider applicability, is to move the reprogrammable logic closer to the CPU. The reprogrammable logic can be viewed as a coprocessor, akin to a standard floating-point unit (FPU), connected directly to the processor. This coprocessor would be used to implement, on a per-application basis, one or more short code sequences from the application. Instead of performing these instructions on the processor, the reprogrammable coprocessor would instead perform the computation. These computations potentially could be performed on the reprogrammable coprocessor much faster than on the CPU, thus speeding up the algorithm. Although communication overheads can still be significant, by placing the reprogrammable logic closer to the CPU (at least in the bus hierarchy) these delays will be much lower, meaning that the coprocessor can handle much smaller portions of the computation than a multi-FPGA system and still achieve performance improvements. This model has already been successful with special-purpose coprocessors for floating-point calculations, graphics acceleration, and many other applications. While a reprogrammable coprocessor cannot match the performance of these application-specific coprocessors, since reprogrammability can add significant delay to the...
system, the advantage of a reprogrammable coprocessor is that it can act as a “generic” coprocessor, handling the demands of many different application domains. Specifically, although an FPU can improve the performance for some scientific computations, other applications may never use floating-point numbers. Thus, the FPU is wasted for these applications. A reprogrammable, generic coprocessor can have a different configuration for each application, providing functions designed to accelerate each algorithm. Thus, while an application-specific coprocessor can achieve significant performance improvement for some or most applications, a reprogrammable coprocessor can achieve some performance gain for a wider range of applications. This includes accelerating infrequently used or niche algorithms, algorithms for which it will never be cost effective to include custom acceleration hardware in a general-purpose computer. There has already been work on such generic coprocessors [3], [11], [28], [29], [32], [45], [84], [135], [140], which have shown some promising results. Note that a coprocessor need not use only a single FPGA, and that many coprocessors are multi-FPGA systems.

A final alternative is to integrate the reprogrammable logic into the processor itself. This reprogrammable logic can be viewed as another functional unit, providing new functions to the processor. Like a reprogrammable coprocessor, a reprogrammable functional unit can be configured on a per-algorithm basis, providing one or more special-purpose instructions tailored to the needs of a given application. If chosen well, these special-purpose instructions can perform in one or two cycles operations that would take much longer in the processor’s standard instruction set. Thus, the addition of these new instructions yields an application-specific instruction set on application-independent hardware, yielding a much faster implementation of many different applications. However, this benefit does not come without a cost. Processor real estate is still a precious commodity, and the inclusion of reprogrammable logic into a processor means that there is less room for caches or other architectural features. Thus, a reprogrammable functional unit need not only yield some performance improvement but also must yield a larger benefit than that of the other features that could have been placed into the processor in the space taken up by the reprogrammable functional unit. This can be especially difficult because the reprogrammable logic must synchronize with the cycle period of the custom processor hardware, meaning that the overhead of reprogrammable logic forces the unit to perform less complex functions than a custom functional unit could achieve. Also, a reprogrammable functional unit makes context switches more complex and increases the external bandwidth requirements, since the configurations of the reprogrammable functional units must somehow be changed for different algorithms. While there has been some work done on reprogrammable functional units [4], [5], [34], [46], [110], [111], [141], there is still much left to do.

By far the majority of reprogrammable systems have been multi-FPGA systems. In Section V, we discuss many of the different multi-FPGA system architectures, highlighting their important features.

V. MULTI-FPGA SYSTEMS

In previous sections, we discussed the applications of multi-FPGA systems. In this section, we will explore some of the existing multi-FPGA systems themselves. A large number of systems have been constructed, for many different purposes, using a wide range of structures. Note that this section is intended to illustrate only the types of systems possible and is not meant to be an in-depth discussion of all the details of existing systems. Thus, some details of the topologies, as well as the number of wires in each link in the systems, have been omitted.

The most important distinguishing characteristic among multi-FPGA systems is in the topology chosen to interconnect the chips. The most common topologies are mesh and crossbar (or bipartite graph) topologies. In a mesh, the chips in the system are connected in a nearest neighbor pattern [Fig. 12(a)]. These topologies have the advantage of simplicity because of the purely local interconnection pattern, as well as easy expandability, since meshes can be grown by adding resources to the edge of the array. Numerous two-dimensional (2-D) mesh-based systems have been built [14], [17], [58], [78], [121], [124], [146], as well as three-dimensional meshes [106], [115]. Linear arrays, which are essentially one-dimensional meshes, have also been made [45], [50], [100], [109]. Note that the design of a mesh topology can involve several subtle tradeoffs, with some constructs yielding significantly improved topologies [57].

Crossbar topologies separate the elements in the system into logic-bearing and routing-only chips [Fig. 12(b)]. The logic-bearing FPGA’s contain all the logic in the system, while the routing-only chips are used purely for inter-FPGA routing. Routing-only chips are connected only to logic-bearing FPGA’s and (usually) have exactly the same number of connections to all logic-bearing FPGA’s. Logic-bearing FPGA’s are connected only to routing-only FPGA’s. The idea behind this topology is that to route between any set of FPGA’s requires routing through exactly one extra chip, and that chip is one of the routing-only chips. Because of the symmetry of the system, all routing-only chips can handle this role equally well. This gives much more predictable performance, since regardless of the locations of the source and destinations, the delay is the same. In a topology like a mesh, where it might
be necessary to route through several intermediate chips, there is a high variance in the delay of inter-FPGA routes. There are two negative features of the crossbar topology. First, crossbar topologies are not expandable, since all routing-only chips need to connect to all logic-bearing FPGA’s, and thus the system is constrained to a specific size once the connections to any specific routing-only chip are determined. Second, the topology potentially wastes resources, since the routing-only chips are used purely for routing, while a mesh can use all of its chips for logic and routing. Since the bottleneck in multi-FPGA systems is the interchip routing, however, this waste of resources may be more than made up for by greater logic utilization in the logic-bearing chips. Also, some of the cost of the wasted resources can be avoided by using less expensive devices for the routing-only chips. Possibilities include FPIC’s, crossbars, or cheaper FPGA’s (because of either older technology or lower logic capacity). Several pure crossbar topologies have been constructed [25], [44], [77], [87], [136].

Another topology, which combines the expandability of meshes and the simpler routing of crossbars, is hierarchical crossbars [130]. As shown in Fig. 13, crossbars can be stacked together hierarchically, building up multiple levels of routing chips. There are two simple crossbars in the system, one consisting of routing-only chips E–H and logic-bearing FPGA’s M–P and a second one consisting of routing-only chips I–L and logic-bearing FPGA’s Q–T. Routing chips E–L will be called the first-level crossbars, since they connect directly to the logic-bearing FPGA’s. To build the hierarchy of crossbars, the simple crossbars in the system can be thought of as logic-bearing chips in an even larger crossbar. That is, a new crossbar is built with routing-only chips and logic-bearing elements, but in this crossbar, the logic-bearing elements are complete, simple crossbars. Note that the connections within this higher level crossbar go to the routing-only chips in the simple crossbars, so first- and second-level routing-only chips are connected together. This hierarchy can be continued, building up other crossbars with third-level and higher routing-only chips. In an \( N \)-level hierarchical crossbar, the chips are arranged as above, with routing-only chips at the \( I \)th level connected to \( (I+1) \)th and \( (I-1) \)th level, where the zeroth level is the logic-bearing chips. Note that in contrast to the simple crossbar topology, in a hierarchical crossbar, the logic-bearing FPGA’s are not connected to all the routing-only chips (even those at the first level). Full connectivity occurs at the top \((N)\)th level, where all \( N \)-th-level routing chips are connected to all \((N-1)\)th level routing chips.

Routing between two logic-bearing FPGA’s in the system simply requires determining the level at which the source and destination share an ancestor, and then routing from the source up to one of these shared ancestors and down to the destination. The routing from the source to the shared ancestor requires routing through exactly one routing-only chip in each of the intervening levels, as does the routing from the ancestor to the destination. Because of the symmetry of the topology, any of the ancestors of the source (for the route up) or destination (for the route down) at a given level can be used to handle the routing, regardless of what other chips are part of the route.

As mentioned earlier, the advantage of a hierarchical crossbar topology is that it has much of the expandability of a mesh, yet has much of the simplified routing of a crossbar. Since levels of hierarchy can be added to a hierarchical crossbar, it can easily grow larger to handle bigger circuits. Levels of the hierarchy tend to map onto components of the system, such as having a complete first-level crossbar on a single board, a complete second-level crossbar contained in a cabinet, and a complete third-level crossbar formed by interconnecting cabinets [22]. The routing simplicity, as shown above, demonstrates a large degree of flexibility in the routing paths, as well as a significant symmetry in the system. How easy it is to route between logic-bearing FPGA’s is simple to determine, since if two logic-bearing chips are within the same first-level crossbar, then they are as easy to route between as any other pair of logic-bearing chips within that crossbar. Thus, when mapping onto the topology, the system tries to keep most of the communication between chips in the same first-level crossbar, most of the rest of the communication between chips in the same second-level crossbar, and so on.

There are two downsides to this topology. First, signals may have to go through many more routing-only chips than in a simple crossbar, since they could potentially have to go all the way up to the top level of the hierarchy to make a connection. The maximum routing distance is less than in a mesh, however, since the length in chips routed through of the maximum route in a mesh grows by \( O(\sqrt{N}) \) (where \( N \) is the number of logic-bearing FPGA’s in the system), while the length in a hierarchical crossbar grows by \( O(\log N) \). The other problem is that the hierarchical crossbar topology requires a large number of resources to implement the routing-only chips in the system. If one could instead use the routing-only chips as logic-bearing chips, the capacity of the system might be greatly increased. If this extra logic capacity cannot efficiently be used, however, it will be of little value.

Some systems use a two-level topology, which is somewhat similar to the crossbar and hierarchical crossbar.
topologies. Just as in the crossbar topologies, FPGA’s in the system are connected only to routing-only chips. Unlike the pure crossbar, however, the routing-only chips in the system are connected to both logic-bearing and routing-only chips. That is, there is a topology of connections between the routing-only chips in the system, and the FPGA’s connect to these chips. Thus, these systems are similar to multiprocessors, in that for two processing elements to communicate (the FPGA’s in a two-level topology), they must send signals through a router connected to the source (an FPIC or crossbar). The signal then travels through intervening routers until it reaches the router connected to the destination, at which point it is sent to that processor (an FPGA in our case). An example of such a system is the Aptix AXB-AP4 [9]. As shown in Fig. 14, five FPGA’s are connected to each FPIC, and all the FPIC’s are connected together. In this system, the longest route requires moving through two FPIC’s, and no intermediate FPGA’s are used for routing. If instead a mesh was built out of the 20 FPGA’s in this system, it potentially could require routing through many FPGA’s to reach the proper destination, increasing the delay and using up valuable FPGA I/Os. However, whether the routing flexibility of the two-level topology justifies the substantial cost of the FPIC’s is unclear. Other two-level systems have been constructed with a variety of topologies between the routing-only chips [2], [47], [102].

Some systems are more of a hybrid between different topologies than a single topology. One example of this is the Splash 2 architecture [10]. The Splash 2 machine takes the linear array of its predecessor Splash [50] and augments it with a crossbar interconnecting the FPGA’s (Fig. 15). In this way, the system can still efficiently handle the systolic circuits that Splash was built to support, since it retains the nearest neighbor interconnect, but the crossbar supports more general communication patterns, either in support of or as a replacement to the direct interconnections. There are several other augmented linear arrays [13], [19], [23], [33]. One example is the Anyboard topology [125], [128], which has a linear array of FPGA’s augmented by global buses (Fig. 16). Another hybrid topology is the DECPeRL-e-1 board [133], which has a 4 × 4 mesh of FPGA’s augmented with shared global buses going to four support FPGA’s (Fig. 17). These are then connected to three other FPGA’s that handle global routing, connections to memory, and the host interface. The DECPeRL-e-0 board is similar [16].

Some topologies are unique [12], [24], [31], [39], [41], [42], [62], [64], [65], [67], [68], [73], [74], [79], [86], [101], [114], [123], [129], [135]. These are often machines primarily built for a specific application, and their topology is optimized for the features of that application domain. For
example, the Marc-1 (Fig. 18) [86] is a pair of $3 \times 3$ meshes of FPGA's (A–I), where most of the mesh connections link up to a set of FPGA's intended to be used as crossbars (1–5). While the vertical links are nearest neighbor, the horizontal links are actually buses. There is a complex memory system attached to some of the FPGA's in the system, as well as a floating-point unit. This machine architecture was constructed for a specific application—circuit simulation (and other algorithms) where the program to be executed can be optimized on a per-run basis for values constant within that run, but which may vary from data set to data set. For example, during circuit simulation, the structure of the gates in the circuit is fixed once the program begins executing but can be different for each run of the simulator. Thus, if the simulator can be custom compiled on a per-run basis for the structure being simulated, there is the potential for significant speedups. Because of the restricted domain of compiled-code execution, the topology was built to contain a special-purpose processor, with the instruction unit in FPGA's A–C, and the data path in the FPGA's D–I.

Another example of a system optimized for a specific task is the RM-nc system [42]. As shown in Fig. 19, the system has a controller chip A, and two linear arrays of FPGA's B–E and F–I. Each FPGA has a local memory for buffering data. The system contains three major buses, with the outside buses going to only one linear array each, while the center bus is shared by all FPGA's in the system. This system is optimized for neural-network simulation, with the controller chip handling global control and sequencing, while the FPGA's in the linear array handle the individual neuron computations. A similar system for neural-network simulation, with buses going to all FPGA's in the system and with no direct connections between neighbors, has also been built [40].

One of the most common domains for the development of a custom multi-FPGA system is the prototyping of computers. A good example of this is the Mushroom system [137], which is a system of FPGA's, memories, and computation chips meant to be used for processor prototyping (the exact interconnection pattern is unavailable, but an approximate version is shown in Fig. 20). Seven FPGA's are included in the system, and each of them has a specific role. FPGA A is a cache controller, B and C serve as a VMEbus interface, D handles register accesses, E is for processor control, F performs instruction fetches, and G is for tag manipulation and checking. Memories are included for caches and the register file, while arithmetic logical unit (ALU) and FPU chips are present for arithmetic operations. The advantage of this system is that the FPGA's can be reprogrammed to implement different functions, allowing different processor structures to be explored. The arithmetic functions and memory features that are inefficient to implement in FPGA's and are standard across most processors, are implemented efficiently in chips designed specifically for these applications. Other systems have adopted a similar approach, including another system intended for developing application-specific processors [142], a workstation design with FPGA's for I/O functions and coprocessor development [63], and a multiprocessor system with FPGA-based cache controllers for exploring different multiprocessor systems and caching policies [104]. A somewhat related system is the CM-2X [32], a standard CM-2 supercomputer with the floating-point unit replaced with a Xilinx FPGA. This system allows custom coprocessors to be built on a per-algorithm basis, yielding significant performance increases for some nonfloating-point intensive programs.

There are important features of multi-FPGA systems beyond just the interconnect topology. One of these is
the ability to increase the size of the multi-FPGA system. As described previously, systems based on hierarchical crossbars [130] can grow in size by adding extra levels of hierarchy. Other systems provide similar expandability, with special interconnection patterns for multiboard systems [6], [67]. In the case of meshes and linear arrays, the systems can be built of a basic tile with external connectors and limited on-board logic resources (Fig. 21), and the system can be expanded by connecting together several of these boards [10], [12], [38], [45], [58], [121], [124], [125], [128]. The GERM system [37] is similar, except that the four external connectors are built to accommodate ribbon cables. In this way, fairly arbitrary topologies can be created.

Multi-FPGA systems are often composed of several different types of chips. The majority of systems are built from Xilinx 3000 or 4000 series FPGA’s [145], though most commercial FPGA’s have been included in at least one multi-FPGA system. There are some system designers that have chosen to avoid commercial FPGA’s and develop their own chips. Some have optimized their FPGA’s for specific applications, such as general custom computing and logic emulation [6], [7], emulation of telecommunication circuits [62], or image processing [106]. Another system uses FPGA’s optimized for interchip communication on a multichip-module (MCM) substrate [36], since MCM’s will be used to fabricate the system to achieve higher density circuits.

Reconfigurable systems do not need to use traditional FPGA’s as their main computation unit but can instead
develop new FPGA-like architectures to serve the same role. These architectures can take advantage of architectural features from other computation domains, such as digital signal processors (DSP’s), multiprocessors, systolic arrays, and other systems to provide a better resource structure than standard commercial general-purpose FPGA architectures. Examples include the Pegasus system [95], which uses a hybrid processor/FPGA chip with multiple configurations, and MATRIX [97], a more coarse-grained architecture with similarities to single-instruction multiple-data processor systems.

Many multi-FPGA systems include non-FPGA chips. By far the most common element to be included is memory chips. These chips are usually connected to the FPGA’s and are used as temporary storage for results as well as general-purpose memories for circuit emulation. Other systems have included integer and/or floating-point ALU’s [12], [13], [79], [86], [137], [142], DSP’s [14], [41], [105], [132], [147], and general-purpose processors [13], [45], [81], [109], [121], [132], [147] to handle portions of computations where dedicated chips perform better than FPGA solutions. Another common inclusion in a multi-FPGA system is crossbars or FPIC’s. For example, a multi-FPGA system with a crossbar or hierarchical crossbar topology requires chips purely for routing. An FPIC or crossbar chip can handle these roles. If the FPIC or crossbar has a lower unit cost, is capable of higher performance or higher complexity routing, or has a larger number of I/O pins, then it can implement the routing functions better than a purely FPGA-based solution. There have been several systems that have used crossbar chips or FPIC’s in crossbar [77], [136] and hierarchical crossbar topologies [130], as well as hybrid crossbar/linear array topologies [10], [23], [33] and other systems [2], [9], [24], [47], [65], [67], [102], [129].

While adding fixed, non-FPGA resources into a multi-FPGA topology may improve quality for some types of mappings, it is possible to generate a more general-purpose solution by allowing the inclusion of arbitrary devices into the array. For example, in the MORRPH topology [38] sockets are placed next to the FPGA’s so that arbitrary devices can be inserted (Fig. 22). Thus, in a mapping that requires extra memory resources, memories can be plugged into the array. In other circumstances, DSP’s or other fixed-function chips can be inserted to perform complex computations. In this way, the user has the flexibility to customize the array on a per-mapping basis. Other systems have adopted a similar strategy [9], [22], [115], with a limited ability to insert arbitrary chips into the multi-FPGA system.

Some systems are more of an infrastructure for bringing to bear the best mix of resources rather than a specific, fixed multi-FPGA system. One example of this is the G800 system [49]. The board contains two FPGA’s, some external interface circuitry, and four locations to plug in compute modules (Fig. 23). Compute modules are cards that can be added to the system to add computation resources and can be stacked four deep on the board. Thus, with four locations that can be stacked four deep, a total of 16 compute boards can be combined into a single system. These compute boards are connected together, and to the FPGA’s on the base board, by a set of global buses. Compute modules can contain an arbitrary mix of resources. Examples include the X210MOD-00, which has two medium Xilinx FPGA’s, and the X213MOD-82, which has two large FPGA’s, 8 MB of dynamic RAM, and 256 kB of SRAM. The users of the system are free to combine whatever set of modules they desire, yielding a system capacity ranging from only two medium FPGA’s (a single X210MOD-00) to 32 large FPGA’s (16 X213MOD-82s) and a significant RAM capacity. Similar systems include DEEP [132] and Paradigm RP [147]. The Paradigm RP has locations to plug in up to eight boards. These boards can include FPGA’s, memories, DSP’s, and standard processors. In the G800 and Paradigm RP systems, cards with new functions or different types of chips can easily be accommodated.

Even more flexible systems are possible. One example is the COBRA system [81]. As shown in Fig. 24, the system is made up of several types of modules. The standard base module has four FPGA’s, each attached to an external connection at one of the board’s edges. Boards can be attached together to build a larger system, expanding out in a 2-D mesh. Other module types can easily be included, such as modules bearing only RAM, or a host interface, or a standard processor. These modules attach together the same way as the base module and will have one to four connectors. One somewhat different type of module is a bus module. This module stacks other modules vertically, connecting them together by a bus. Systems like COBRA allow an arbitrary resource mix to be brought to bear on a problem. A custom processing
system can quickly be built for a given task, with FPGA’s handling the general logic, while standard processors handle complex computations and control flow. Thus, the proper resource is always used for the required computation. One of the earliest such systems, which combines COBRA’s flexible topology with MORRPH’s ability to add arbitrary devices, is the Springbok system [58], [60]. Springbok is designed to support the rapid prototyping of board-level designs, where numerous premade components must efficiently be embedded in an FPGA-based structure. The FPGA’s in the system are used for both routing and rerouting of signals, as well as for the implementation of random logic (Fig. 25). To allow a specific circuit to be implemented in this structure, the system is comprised of a base plate with sites for daughter cards. The daughter cards are large enough to contain both an arbitrary device on the top and an FPGA on the bottom. Note that the device can be a chip such as a processor or memory, I/O elements such as switches and LCD screen interfaces, or whatever else is necessary to implement the system. If necessary, daughter cards can be built that span several locations on the base plate to handle higher space or bandwidth requirements. The daughter cards plug into the base plate, which handles power, ground, and clock distribution, FPGA programming, and interdaughter card routing. The base plates include support for communicating with a host computer, both for downloading programming and for uploading data captured during prototype runs. The base plates are constructed such that they can be connected together, forming an arbitrarily large surface for placing daughter cards. In many ways, this approach is similar to both mesh-connected multiprocessors and the approach suggested in [119].

As in most other FPGA systems, there is the potential that Springbok’s simple connection scheme will not be able to accommodate all of the logic or routing assigned to a given location. As opposed to a fixed multi-FPGA system, however, Springbok can insert new “extender” cards between a daughter card and the base plate to deal with these problems (Fig. 26). For example, if the logic assigned to a given FPGA simply will not fit, an extender card with another FPGA can be inserted so that it can handle some of the logic. If too many signals need to be routed along a given link in the mesh structure, an extender card spanning several daughter-card positions can be added, with new routing paths included on the inserted card. For signals that must go long distances in the array, sets of extender cards with ribbon-cable connections can be inserted throughout the array to carry these long-distance wires. Also, at the edge of the mapping, where edge effects can limit available bandwidth, dummy daughter cards that simply contain hardwired connections between their neighbors can be inserted. Thus, the Springbok approach to resource limitations is to add resources wherever necessary to map the system. In contrast, a fixed array cannot afford a failure due to resource limitations, since it would then have to redo the costly step of mapping to all of the constituent FPGA’s. Thus, fixed arrays must be very conservative on all resource assignments, underutilizing resources throughout

Fig. 24. Base module (upper left) and example topology built in the COBRA system [81]. The mapping includes a tower of three base modules surrounded by three bus modules (top), a base module (center), a RAM module (bottom), and an I/O module (right).
the system, while Springbok simply fixes the problems locally as they arise.

While Springbok and COBRA provide an FPGA-intensive approach to the prototyping of board-level designs, another approach is possible. Instead of relying on FPGA’s to handle the interchip routing, FPIC’s can be used in their place. In the systems developed by Aptix Corporation [8], [9], the user is provided with a “field programmable circuit board” (FPCB) (Fig. 27). The board is simply a sea of holes, similar to a wire-wrap board. Instead of requiring the user to manually complete the wiring like a wire-wrap system, however, all the holes in an FPCB are connected to FPIC’s. These FPIC’s serve as central, programmable routing hubs. If there is more than one FPIC on the FPCB, the FPCB’s holes are divided up among the FPIC’s, with each hole connecting up to a specific FPIC. Connections between holes going to the same FPIC are handled by that FPIC, while connections between holes going to different FPIC’s require using one of a limited number of inter-FPIC wires. Thus, simply by programming the FPIC’s, the connection patterns between chips in the prototype can be made, and later alterations are much simpler than in a nonprogrammable system.

VI. THE CHALLENGES OF REPROGRAMMABLE SYSTEMS

In the past ten years, FPGA’s have grown from a simple glue-logic replacement to the basis of a huge range of reprogrammable systems. We have seen multi-FPGA systems deliver world-record performance for many key applications, and logic emulation systems raise testing performance...
by several orders of magnitude. Multimode hardware has reduced inventory risk and development time for many standard logic applications, providing truly generic hardware systems. While these examples have shown much of the promise of reprogrammable systems, however, there is much yet to be done to reach their full potential.

While this paper has focused on reprogrammable hardware systems, many of the problems are actually in the software used to map circuits and algorithms onto these systems. While simple one- or two-chip multimode systems can easily be developed by hardware designers using current tool suites, for multi-FPGA systems with hundreds or thousands of reprogrammable components, the job becomes much more complex. Even worse, many of these systems are targeted toward general computation, where the users will not be skilled hardware designers but will instead be software programmers. Thus, one of the keys to unlocking the full potential of these systems is developing truly automatic mapping tools. This software must be able quickly and efficiently to map logic descriptions into the appropriate configuration files. Not only must this result in fast and compact implementations but it must also be able to generate these mappings very quickly. Traditional mapping tools designed for custom chip implementations, where the fabrication time can be measured in weeks to months, can take hours or days to complete their tasks. For many reprogrammable systems, especially logic emulation systems where alterations to accommodate bug fixes will be common, waiting hours or days for the software to complete is unreasonable. Any performance gain from executing on a reprogrammable system will be swalloed up by the time necessary to map to the system in the first place. A survey of software for reprogrammable systems can be found elsewhere [61].

To drive future deployment of reconfigurable systems, commercial “killer applications” for this technology must also be developed. Although there have been many impressive demonstrations of reconfigurable systems, it is not clear that any application has already been developed that can drive wide-scale adoption of this technology. The one major exception to this is logic emulation, which has created a viable commercial market for FPGA-based compute engines, but much of the more advanced possibilities of reconfigurable computing have not yet reached the end user. Finding these applications, and creating compelling implementations that are ready for immediate commercial use, will be another key to the success of reconfigurable computing.

Another significant issue in the design of reconfigurable systems is the structure of the components used in these systems. Primarily, current reconfigurable systems are built from FPGA’s that were designed to handle standard logic implementation tasks. Thus, these chips have not been optimized for the needs of reprogrammable systems. This mismatch can cause significant inefficiencies. For example, the time to program an FPGA is not that important for standard applications, but a reprogrammable system may need to context switch often in some environments, making the reconfiguration time a critical issue. This is especially important for techniques such as run-time reconfiguration. Run-time reconfiguration views an FPGA as a logic cache, paging in only those portions of logic needed to execute at a given time, and thus the reprogramming time is important. Standard FPGA’s also may lack hardware support for some common structures in reprogrammable systems. While there are FPGA’s that support internal RAM’s [138], [145], other constructs such as multiplication and floating-point arithmetic cannot be efficiently accommodated in today’s FPGA’s. Last, the I/O capacities of current FPGA’s are much lower than what is demanded by reprogrammable systems. For example, current logic emulation systems often achieve only 10–20% logic utilization because there are simply too few I/O pins available.

The temptation is to develop FPGA’s specifically for reprogrammable systems, and as mentioned before, several groups have done specifically that. However, whether it is cost effective to develop a custom FPGA and no longer take advantage of the economies of scale provided by using standard chips is an open question. This issue is even more crucial for FPIC’s. Since FPIC’s in general are only useful for reprogrammable systems, and may require nonstandard packaging to achieve high pin counts, they are quite expensive. Whether their advantages are worth the added cost is unclear, especially when FPGA manufacturers are providing ever higher pin-count packages on their standard products.

A final issue is whether some of the new directions in reprogrammable system research are viable. Specifically, there is interest in moving reprogrammable logic much closer to the processors in standard computers. This can involve generic coprocessors built from FPGA’s or even reprogrammable functional units inside the processors themselves. The argument is that by tightly coupling reprogrammable logic with the processor, one can add custom instructions to the instruction set for a given application, yielding application-specific processor performance in an application-generic manner. While this model has much promise, it is unclear whether these opportunities exist in practice, whether the benefits will be worth the chip resources consumed, and whether we can even develop compilers capable of recognizing and optimizing for these opportunities.

Fig. 27. The Aptix FPCB. Holes in each of the two shaded regions are connected to the corresponding FPIC.
VII. CONCLUSIONS

Reprogrammable systems have provided significant performance improvements for many types of applications. Logic emulation systems are providing orders of magnitude better performance than software simulation, providing “virtual prototypes” without the delays of creating true prototype designs. FPGA-based custom-computing machines have achieved world-record performance for many applications, providing near application-specific performance in an application-generic system. Last, multimode systems reduce the complexity and inventory risk for logic implementation, providing truly generic hardware systems.

The hardware structures used to achieve these results are quite varied. Built from general-purpose FPGA’s, or perhaps even custom reprogrammable devices, they differ greatly in structure and complexity. Some are one- or two-chip systems providing small logic capacities. Others are capable of expanding up to a system of hundreds or thousands of FPGA’s, providing a huge capacity for high-performance logic implementation. There is also great variation in the types of resources employed, with some systems including memories, DSP’s, or CPU’s and others even allowing the user to include arbitrary devices into the system.

While these systems provide high-performance implementations, there are several problems with today’s systems. Mapping software is critical to widespread deployment, providing some economies of scale, also present the system designer with significant inefficiencies.

There is much left to be done with reprogrammable systems, with much promise yet to be fulfilled. Reprogrammable functional units in standard processors may yield application-specific processors in an application-generic manner. Reprogrammable coprocessors could become generic coprocessors, yielding custom accelerators for arbitrary applications, including niche needs for which custom hardware will never be cost effective. In these ways, FPGA’s may become the cornerstone of many future computation systems.

REFERENCES


P. Lysaght and J. Dunlop, “Dynamic reconfiguration of D. P. Lopresti, “Rapid implementation of a genetic sequence
E. Lemoine and D. Merceron, “Run time reconfiguration of A. Lawrence, A. Kay, W. Luk, T. Nomura, and I. Page,


Scott Hauck (Member, IEEE) received the B.S. degree in computer science from the University of California at Berkeley in 1990 and the M.S. and Ph.D. degrees in computer science from the University of Washington, Seattle, in 1992 and 1995, respectively.

He is an Assistant Professor in the Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL. His research interests are in reconfigurable computing, including multiprogrammable gate array (FPGA) systems, hybrid FPGA/router systems, and FPGA architectures and computer-aided design tools.

Dr. Hauck is active in the program committees of several conferences on FPGA’s, including the ACM/SIGDA International Symposium on Field Programmable Gate Arrays and the IEEE Symposium on FPGA’s for Custom Computing Machines. He is a member of the IEEE Circuits and Systems Society.